

FIGURE 1




FIGURE 2




FIGURE 3a




FIGURE 36




FIGURE 4




FIGURE 5a





FIGURE 56



## ASIC Patent proposal Alfa-Romeo

## Mats Frannhagen mfrannhagen@turinnetworks.com

```
input [19:0]
input [19:0]
output [19:0]
               dataIn;
               state;
               dataOut;
                  dataOut0, dataOut1, dataOut2, dataOut3, dataOut4,
dataOut5, dataOut6, dataOut7, dataOut8, dataOut9,
dataOut10, dataOut11, dataOut12, dataOut13, dataOut14,
dataOut15, dataOut16, dataOut17, dataOut18, dataOut19;
       wire [19:0]
       prio prio4 (.dataIn({dataIn[3:0], dataIn[19:4]}),
             .dataOut({dataOut4[3:0], dataOut4[19:4]}));
       prio prio5 (.dataIn({dataIn[4:0], dataIn[19:5]}),
             .dataOut({dataOut5[4:0], dataOut5[19:5]}));
      .en(state[5]),
                                           FIGURE 7
      702
      .en(state[12]),
      .en(state[18]),
103 -> assign dataOut =
               ((dataOut0 | dataOut1 | dataOut2 | dataOut3) |
               (dataOut4 | dataOut5 | dataOut6 | dataOut7) | (dataOut8 | dataOut9 | dataOut10 | dataOut11)
               (dataOut12 | dataOut13 | dataOut14 | dataOut15) | (dataOut16 | dataOut17 | dataOut18 | dataOut19));
      endmodule // rr
```

module rr (dataIn, state, dataOut) /\* synthesis syn\_hier = "flatten,remove" \*/;

Figure 4. The "round robin" top level Verilog module for N=20

6/26/01

Company Confidential Turin Networks, Inc.

```
ASIC Patent proposal Alfa-Romeo
```

module prio (dataIn, en, dataOut);

Mats Frannhagen mfrannhagen@turinnetworks.com

```
input [19:0]
                     dataIn;
 ınput
                      en;
 output [19·0]
                     dataOut;
                                                                            FIGURE 8
 reg [19:0]
                    i_dataOut0;
 always @(/*AUTOSENSE*/dataIn) pegin
i_dataOut0 = 20'd0;
if (dataIn[0]) i_dataOut0 =
                            i dataOut0 = 20'h00001;
   else if (dataIn[1])
                            i_dataOut0 = 20'h00002;
   else if (dataIn[2])
                            _dataOut0 = 20'h00004;
   else if (dataIn[3])
                            1_dataOut0 = 20'h00008;
                            i dataOut0 = 20'h00010;
   else if (dataIn[4])
                            i_dataOut0 = 20'h00020;
   else if (dataIn[5])
   else if (dataIn[6])
                            i_dataOut0 = 20'h00040;
   else if (dataIn[7])
else if (dataIn[8])
                            i_dataOut0 = 20'h00080;
                            1_dataOut0 = 20'h00100;
   else if (dataIn[9])
                            i_dataOut0 = 20'h00200;
                                                                 801
   else if (dataIn[10]) i_dataOut0 = 20'h00400;
   else if (dataIn[11]) 1_dataOut0 = 20'h00800;
   else if (dataIn[12]) i_dataOut0 = 20'h01000;
  else if (dataIn[13]) i_dataOut0 = 20'h02000;
  else if (dataIn[14]) i_dataOut0 = 20'h04000;
else if (dataIn[15]) i_dataOut0 = 20'h08000;
  else if (dataIn[16]) 1_dataOut0 = 20'h10000;
else if (dataIn[17]) i_dataOut0 = 20'h20000;
  else if (dataIn[18]) i dataOut0 = 20'h40000;
  else if (dataIn[19]) 1_dataOut0 = 20'h80000;
assign dataOut = {20{en}} & i_dataOut0;
endmodule // prio
```

Figure 5. The basic "brute force" verilog implementation of the "prio" module for N=20. This generates the smallest area but is slower than the alternative implementation shown next.

## ASIC Patent proposal Alfa-Romeo

Mats Frannhagen mfrannhagen@turinnetworks.com

```
module prio (dataIn, en, dataOut) /* synthesis syn_hier = "flatten,remove" */;
   input [19:0]
                      dataIn;
   input
                      en;
   output [19:0]
                      dataOut;
  reg [4:0]
                     i_dataOut0;
  reg [4:0]
                     i_dataOut1;
  reg [4:0]
                     i_dataOut2;
                                                                                  FIGURE 9
  reg [4:0]
                     i_dataOut3;
  wire [9:0]
                   i_dataOut4;
  wire [9:0]
                   i_dataOut5;
  wire
                   muxCtl1;
  wire
                   muxCtl2;
  wire
                   muxCt13;
  // Calc in parallel
  assign muxCtl1 = |dataIn[4:0];
  assign muxCtl2 = |dataIn[14:10];
  assign muxCtl3 = |dataIn[9:5] | muxCtl1;
  always @(/*AUTOSENSE*/dataIn) begin
    i_dataOut0 = 5'd0;
    if (dataIn[0])
                            i_dataOut0 = 5'h01;
                                                              901
    else if (dataIn[1])
                           i_dataOut0 = 5'h02;
   else if (dataIn[2])
                           i_dataOut0 = 5'h04;
                           i_dataOut0 = 5'h08;
    else if (dataIn[3])
   else if (dataIn[4])
                           i_dataOut0 = 5'h10;
 end // always @ (...
 always @(/*AUTOSENSE*/dataIn) begin
   i_dataOut1 = 5'd0;
   if (dataIn[5])
                           i_dataOut1 = 5'h01;
   else if (dataIn[6])
                           i_dataOut1 = 5'h02;
                                                             902
   else if (dataIn[7])
                           i_dataOut1 = 5'h04;
   else if (dataIn[8])
                           i_dataOut1 = 5'h08;
   else if (dataIn[9])
                           i_dataOut1 = 5'h10;
 end // always @ (...
 always @(/*AUTOSENSE*/dataIn) begin
   i_dataOut2 = 5'd0;
   if (dataIn[10])
                            i_dataOut2 = 5'h01;
                                                            903
   else if (dataIn[11])
                            i_dataOut2 = 5'h02;
   else if (dataIn[12])
                            i_dataOut2 = 5'h04;
   else if (dataIn[13])
                            i_dataOut2 = 5'h08;
   else if (dataIn[14])
                            i_dataOut2 = 5'h10;
 end // always @ (...
always @(/*AUTOSENSE*/dataIn) begin
   i_dataOut3 = 5'd0;
   if (dataIn[15])
                            i_dataOut3 = 5'h01;
                                                            904
  else if (dataIn[16])
                           i_{dataOut3} = 5'h02;
  else if (dataIn[17])
                           i dataOut3 = 5'h04;
  else if (dataIn[18])
                           i_dataOut3 = 5'h08;
  else if (dataIn[19])
                          i_dataOut3 = 5'h10;
end // always @ (...
// "Mux" data out
// "MUX" data Out
assign i_dataOut4 = {i_dataOut1 & {5{~muxCtl1}}, i_dataOut0 & {5{muxCtl1}}};
assign i_dataOut5 = {i_dataOut3 & {5{~muxCtl2}}, i_dataOut2 & {5{muxCtl2}}};
assign dataOut = {i_dataOut5 & {10{en & ~muxCtl3}}}, i_dataOut4 & *{10{en & muxCtl3}}};
endmodule // prio
```

Figure 6. Alternative "prio" module Verilog implementation.

905 -->